From b755a8966c11cc4ae89d7797ad25e5cf5aeec043 Mon Sep 17 00:00:00 2001
From: lepshiy <knkolesova@yandex.ru>
Date: Tue, 4 Feb 2025 15:38:16 +0300
Subject: [PATCH] =?UTF-8?q?=D0=A0=D0=B5=D0=B0=D0=BB=D0=B8=D0=B7=D0=B0?=
 =?UTF-8?q?=D1=86=D0=B8=D1=8F=20=D1=81=D0=BE=D1=85=D1=80=D0=B0=D0=BD=D0=B5?=
 =?UTF-8?q?=D0=BD=D0=B8=D1=8F/=D0=B7=D0=B0=D0=B3=D1=80=D1=83=D0=B7=D0=BA?=
 =?UTF-8?q?=D0=B8=20=D1=84=D0=B0=D0=B9=D0=BB=D0=BE=D0=B2?=
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

---
 .idea/PRD-TU-MP550.iml | 5 ++---
 others-Н1              | 1 +
 scripts/ems_g.gd       | 4 ++--
 3 files changed, 5 insertions(+), 5 deletions(-)
 create mode 100644 others-Н1

diff --git a/.idea/PRD-TU-MP550.iml b/.idea/PRD-TU-MP550.iml
index d0876a7..15e76cf 100644
--- a/.idea/PRD-TU-MP550.iml
+++ b/.idea/PRD-TU-MP550.iml
@@ -1,8 +1,7 @@
 <?xml version="1.0" encoding="UTF-8"?>
 <module type="PYTHON_MODULE" version="4">
-  <component name="NewModuleRootManager">
+  <component name="NewModuleRootManager" inherit-compiler-output="true">
+    <exclude-output />
     <content url="file://$MODULE_DIR$" />
-    <orderEntry type="inheritedJdk" />
-    <orderEntry type="sourceFolder" forTests="false" />
   </component>
 </module>
\ No newline at end of file
diff --git a/others-Н1 b/others-Н1
new file mode 100644
index 0000000..0637a08
--- /dev/null
+++ b/others-Н1
@@ -0,0 +1 @@
+[]
\ No newline at end of file
diff --git a/scripts/ems_g.gd b/scripts/ems_g.gd
index 0821155..25580c2 100644
--- a/scripts/ems_g.gd
+++ b/scripts/ems_g.gd
@@ -9,11 +9,11 @@ func _on_read_ems_g():
     Constants.EMS_G_PORT_DATA_HOLDER.clear()
     for i_input in 16:
         Network.write_port_isa(Constants.BASE_PORTS.EMS_G+2, 1+i_input)
-        Network.read_port_isa([Constants.BASE_PORTS.EMS_G+0xA])
+        Network.read_port_isa([Constants.BASE_PORTS.EMS_G+2, Constants.BASE_PORTS.EMS_G+4, Constants.BASE_PORTS.EMS_G+6, Constants.BASE_PORTS.EMS_G+8,Constants.BASE_PORTS.EMS_G+0xA])
         
     for i_output in range(46, 62):
         Network.write_port_isa(Constants.BASE_PORTS.EMS_G+2, 1+i_output)
-        Network.read_port_isa([Constants.BASE_PORTS.EMS_G+4, Constants.BASE_PORTS.EMS_G+8])
+        Network.read_port_isa([Constants.BASE_PORTS.EMS_G+2, Constants.BASE_PORTS.EMS_G+4, Constants.BASE_PORTS.EMS_G+6, Constants.BASE_PORTS.EMS_G+8,Constants.BASE_PORTS.EMS_G+0xA])
 
 
 func _on_sync():